Introduction
Silicon carbide (SiC) has been recognised as a promising wide bandgap semiconductor for high-power, high-temperature and high-frequency devices, owing to its high breakdown electric field, high thermal conductivity and ability to grow high quality SiO 2 layers by thermal oxidation [1] . Although the SiC power MOSFET is preferred as a power switch, it has suffered from low channel mobility with only single digit field-effect mobility for a standard oxidation process (1200°C thermal oxidation) [2, 3] . Post-oxidation annealing in NO or N 2 O environment is widely used by many research groups [4] [5] [6] to reduce the interface trap density and therefore increase the field-effect channel mobility of MOSFETs. Direct growth of gate oxide by NO or N 2 O nitridation has also been reported by some researchers [6, 7] , but the study of high temperature nitridation (>1200°C) on 4H-SiC(0001) MOSFETs and MOS capacitors is still very limited [8] [9] [10] . In this paper, different nitridation temperatures of 1200°C, 1300°C, 1400°C and 1500°C on both 4H-SiC(0001) lateral MOSFETs and MOS capacitors were investigated. The field-effect mobility of the 4H-SiC MOSFETs were extracted and compared. The interface trap density at different nitridation temperatures were also extracted from the 4H-SiC MOS capacitors, which were fabricated at the same time with the 4H-SiC lateral MOSFETs. The gate oxide thicknesses and their corresponding threshold voltages for the 4H-SiC lateral MOSFETs fabricated under different nitridation conditions were also presented.
Experimental
The material used in this work was 4° off-axis (0001) 4H-SiC wafer supplied by Norstel AB, which has an n-epitaxial layer thickness of 10 μm doped with nitrogen at 2×10 16 cm -3 . The lateral MOSFETs were fabricated on a Al implanted P-body with box doping profile, which has doping concentration of 1×10 18 cm -3 and depth of about 0.8 μm. The source and drain regions were formed by high-dose nitrogen implantation with doping concentration of 5×10 19 cm -3 and depth of about 0.6 μm. Both implantations were done at 650°C, followed by implants activation annealing in pure Ar at 1600°C for 45 minutes. Wafers were diced into 5×5 mm for MOSFETs and 8×8 mm for MOS capacitors before Piranha and RCA cleaning. Immediately prior to oxidation, the samples were dipped in BOE (10% HF) for 1 minute. SiC oxidation and nitridation processes, as listed in Table 1 , were performed in a high temperature oxidation furnace. A constant gas flow rate of 1 L/min for both O 2 and N 2 O and 4 L/min of Ar were used in this work. Following the oxidation and nitridation of samples, the source and drain contacts areas were patterned using image reversal photolithography process followed by a BOE etch, and the back oxides of MOS capacitors were also etched in the ICP etcher. The source/drain and the backside ohmic contacts for MOSFETs and MOS capacitors were formed by evaporating 10 nm Ti and 100 nm Ni, followed by a "lift off" in acetone and then anneal for 2 minutes at 1000°C in a rapid thermal annealing furnace. The gate contact areas were patterned using image reversal photolithography process, and 500 nm Al was evaporated followed by "lift off" in acetone to form the gate contacts. The transfer characteristics of MOSFETs were measured at room temperature with drain bias of 0.1 V. The oxide thickness values were average of 5 samples measured by Ellipsometer. The capacitance-voltage (CV) characteristics of the MOS capacitors were measured at room temperature. High-Low frequencies (1 MHz and 200 Hz) CV method were used to extract the interface trap density of the MOS capacitors. Fig.1 and Fig.2 show the linear transfer characteristics and the field-effect mobility of the n-channel MOSFETs at different oxidation and nitridation conditions. From Fig.1 it is seen that the threshold voltages are greater than 10 V for the MOSFETs without passivation and the MOSFETs with N 2 O post oxidation anneal at 1200°C for 1 hour. High threshold voltage for the non-nitride MOSFETs is attributed to the large negative trapped charge density near the oxide/SiC interface [10] . Threshold voltage will reduce after the nitridation process except for the N 2 O post oxidation anneal at 1200°C for 1 hour as shown in Table 1 . This is due to the effect of N 2 O passivation of interface trap charge is much slower at lower post oxidation annealing temperature (1200°C). The lowest threshold voltage (V th ≈ 0 V) is observed for the MOSFETs with direct growth oxide under N 2 O environment at 1300°C and 1400°C, which indicates a reduction in the negative trapped charge and exposure of positive oxide charge [10] . The reduction in negative trapped charge is also reflected by the field-effect mobility of about 19 cm 2 /V.s compare to the MOSFET without passivation with field-effect mobility of only about 1.2 cm 2 /V.s as shown in Fig.2. Fig.3 shows the interface trap density as a function of SiC band-gap energy for the MOS capacitors fabricated at different oxidation and nitridation conditions. It is seen that the MOS capacitor fabricated at 1400C oxidation for 1 hour
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Silicon Carbide and Related Materials 2015 without N 2 O passivation has the highest interface trap density (D it ). Increased post oxidation annealing temperatures will reduce the D it , except for the process performed at 1500°C for 30 minutes. The oxidation rate of SiC at 1500°C is much faster than at 1400°C resulting much thicker oxide. The released carbon atoms during oxidation of SiC will accumulate into carbon cluster acting as interface traps [6] and the nitridation process to remove the interstitial carbon and carbon clusters is less effective at 1500°C for 30 minutes because of the much thicker oxide layer and the shorter nitridation time. The lowest D it for the N 2 O post oxidation anneal samples was found to be at 1400°C for 4 hours, which is about 2×10 11 cm -2 eV -1 at E c -E t = 0.2 eV. Also, results have shown that the samples with directly grown oxide in N 2 O exhibit lower D it and higher field-effect mobility than those of annealed in the same gas. 
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Summary
High temperature nitridation (>1200°C), both annealing of thermally grown oxides and direct growth in N 2 O were investigated on 4H-SiC(0001) MOSFETs and MOS capacitors. 1300°C for 4 hours nitridation has found to be most effective in increasing the field-effect channel mobility and reducing threshold voltage of 4H-SiC MOSFETs. Although the 1400°C 1 hour nitridation condition shows lower D it than processed at 1300°C for 4 hours, the field-effect mobility does not show any further improvement. It is also shown that devices fabricated with directly grown oxide in N 2 O exhibit better electrical properties than those of annealed in the same gas. The better electrical property of directly grown oxide devices is related to the higher interface quality, which is believed to be due to a higher amount of nitrogen incorporation at the interface. It is also believed that for the direct growth oxide, the carbon-removal action of nitrogen begins at the initial surface, whereas for the post-oxidation anneal in N 2 O the carbon-removal action acts in the conditions of additional carbon release by the concurrent oxidation. The D it may never be improved to the levels achieved by direct growth oxide in N 2 O [6] .
